: Production steps; from left to right: ITO glass before ablation lasering ; passive structure with (S)ource, (D)rain, and (G)ate electrodes ; channel (yellow) after printing and annealing ; printed CSPE (light blue) S2 Figure S2 : Microscopic view of FETs as produced; the difference in channel widths is a random effect during the printing an effectively leads to different output currents 
S6
Determining the areal capacitance of the channel
The areal capacitances of the channels have been determined by measuring the capacitance between source and drain (short circuited) versus the gate. With the gate electrode having a considerably larger area covered with electrolyte (see Fig. S2 ), the capacitance can be considered to be mostly determined by the double layer on the channel side as the double layers between electrolyte and gate or channel, respectively, are formally two capacitors in series. C exp stands for the capacitance as measured.
As source and drain leads are also partially covered by electrolyte, the measured values need to be corrected by contributions from the ITO as shown in eq (S2), where C ITO,ar is the areal capacitance of ITO as determined from reference samples, and A ITO and A ch the areas of electrolyte-covered ITO and channel, respectively.
For determining C ITO,ar , passive structures without channel have been printed with electrolyte and capacitances and lead areas measured. Using this value and the areas of ITO source and lead drains in direct contact with the electrolyte, the absolute contribution of the ITO to the capacitance in an FET is given and can be subtracted from the total capacitance as measured to obtain the capacitance of the channel only. Passive structures of reference samples underwent the same temperature treatment as applied during channel annealing to exclude errors arising from changes in the properties of the ITO. Area sizes have been extracted from microscopic images.
